Hardware Synthesis of Synchronous Data Flow Models

Matthew Koecher
<p>Synchronous Dataflow (SDF) graphs are a convenient way to represent many signal processing and dataflow operations. Nodes within SDF graphs represent computation while arcs represent dependencies between nodes. Using a graph representation, SDF graphs formally specify a dataflow algorithm without any assumptions on the final implementation. This allows an SDF model to be synthesized into a variety of implementation techniques including both software and hardware.</p> <p>This thesis presents a technique for generating an abstract hardware...
This data repository is not currently reporting usage information. For information on how your repository can submit usage information, please see our documentation.